CN

eMMC Storage Chip

eMMC Storage Chip


Features




      Compliant with eMMC5.1 standard;
      Supports 3.3V/1.8V power supply;
      Supports 12-wire bus (CLK, CMD, data select, data bus and RST_n);
      Up to 400MHz clock speed;
      Single data rate (SDR) and double data rate (DDR) support;
      Support for different bus widths: 1-bit, 4-bit, 8-bit;
      Support for RPMB;
      Support for multiple partitions with enhanced attributes;
      Support for lock/unlock and write protection;
      Support for power failure data protection;
      Erase/write cycles: 60,000 for pSLC type, 3000 for TLC type.
      Power failure retention time: 10 years (10% erasure count)/1 year (100% erasure count)
      Supports High Priority Interrupt (HPI)
      Support for dynamic power manager: standby and sleep modes;
      Support for command queues;
      Support for secure write protection

  • 
 


Applications



    Smartphones
      Tablets
      Mobile phones
      PDAs
      Handheld electronic devices
      Digital camcorders
      Multimedia devices
      Module design for a large number of computer terminals